

IN THE CLAIMS:

1 1. (CURRENTLY AMENDED) A system configured to acknowledge ~~provide fast ac-~~
2 ~~knowledge and efficient servicing~~ service of an interrupt issued to a processor of an
3 intermediate node, the system comprising:

4 an external device coupled to a high latency path, the external device generating a
5 pulsed interrupt signal for each type of interrupt supported by the processor;

6 an interrupt multiplexing device accessible by the processor over a fast bus, the
7 interrupt multiplexing device adapted to issue the interrupt to the processor in response to
8 each pulsed interrupt signal generated by the external device;

9 a low latency path coupling the external device to the interrupt multiplexing de-
10 vice and adapted to transport each pulsed interrupt signal generated by the external de-
11 vice to the interrupt multiplexing device; and

12 a status bit stored within the interrupt multiplexing device, the status bit adapted
13 for assertion whenever the pulsed interrupt signal is detected at the interrupt multiplexing
14 device,

15 wherein the processor efficiently acknowledges the issued interrupt by accessing
16 the interrupt multiplexing device over the fast bus.

1 2. (ORIGINAL) The system of Claim 1 further comprising a current counter associated
2 with the interrupt multiplexing device, the current counter incremented in response to
3 each pulsed interrupt signal at the interrupt multiplexing device.

1 3. (ORIGINAL) The system of Claim 2 further comprising an interrupt handler invoked
2 by the processor to service the issued interrupt.

1 4. (ORIGINAL) The system of Claim 3 further comprising a last counter associated with
2 the processor, the last counter incremented in response to each interrupt serviced by the
3 CPU.

1 5. (ORIGINAL) The system of Claim 4 further comprising means for comparing a value
2 of the last counter with a value of the current counter to determine whether there are more
3 interrupts to service.

1 6. (ORIGINAL) The system of Claim 5 wherein the means for comparing comprises the
2 interrupt handler.

1 7. (ORIGINAL) The system of Claim 1 wherein the external device is a direct memory
2 access controller.

1 8. (ORIGINAL) The system of Claim 1 wherein the low latency path is a printed circuit
2 board trace.

1 9. (ORIGINAL) The system of Claim 1 wherein the high latency path is a peripheral
2 computer interconnect bus.

1 10. (ORIGINAL) The system of Claim 1 wherein the interrupt multiplexing device is a
2 field programmable gate array device.

1 11. (CURRENTLY AMENDED) A method for providing fast acknowledgement ac-
2 knowledging and efficient servicing of an interrupt issued to a processor of an intermedi-
3 ate node, the method comprising the steps of:

a1

4 generating a pulsed interrupt signal at an external device coupled to a high latency
5 path;
6 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
7 low latency path coupling the external device to the interrupt multiplexing device;
8 asserting a status bit in response to detecting the pulsed interrupt signal at the in-
9 terrupt multiplexing device;
10 issuing the interrupt to the processor in response to each pulsed interrupt signal
11 received at the interrupt multiplexing device; and
12 invoking an interrupt handler to service the issued interrupt.

1 12. (CURRENTLY AMENDED) The method of Claim 11 further comprising the steps
2 of:
3 initializing a last counter; and
4 incrementing the last counter in response to each interrupt serviced.

1 13. (ORIGINAL) The method of Claim 12 further comprising the steps of:
2 reading the status bit; and
3 if the status bit is clear, dismissing the handler.

1 14. (ORIGINAL) The method of Claim 13 wherein the step of reading further comprises
2 the step of clearing the status bit.

1 15. (CURRENTLY AMENDED) The method of Claim 13 further comprising the steps
2 of:

3 incrementing a current counter in response to each pulsed interrupt signal at the
4 interrupt multiplexing device;

5 if the status bit is set, reading a value of a the current counter;

6 comparing the current counter value with a value of the last counter; and

7 if the last counter value is greater than or equal to the current counter value, re-
8 turning to the step of reading the status bit.

1 16. (ORIGINAL) The method of Claim 15 further comprising the steps of:

2 if the last counter value is not greater than or equal to the current counter value,
3 checking a control block stored in a memory of the node, the control block shared be-
4 tween the processor and the external device; and

5 determining whether the processor owns the control block.

1 17. (ORIGINAL) The method of Claim 16 further comprising the steps of:

2 if the processor owns the control block, processing the control block; and
3 incrementing the last counter.

1 18. (ORIGINAL) The method of Claim 17 further comprising the steps of:

2 determining whether a preset limit for processing control blocks has been
3 reached; and

4 if the preset limit is reached, dismissing the handler.

1 19. (CURRENTLY AMENDED) Apparatus for ~~providing fast acknowledgement~~ ac-

2 knolwedging and ~~efficient servicing of~~ an interrupt issued to a processor of an intermedi-
3 ate node, the apparatus comprising:

4 means for generating a pulsed interrupt signal at an external device coupled to a
5 high latency path;

6 means for transporting the pulsed interrupt signal to an interrupt multiplexing de-
7 vice over a low latency path coupling the external device to the interrupt multiplexing
8 device;

9 means for asserting a status bit in response to detecting the pulsed interrupt signal
10 at the interrupt multiplexing device;

11 means for issuing the interrupt to the processor in response to each pulsed inter-
12 rupt signal received at the interrupt multiplexing device; and

13 means for invoking an interrupt handler to service the issued interrupt.

1 20. (ORIGINAL) A computer readable medium containing executable program instruc-
2 tions for ~~providing fast acknowledgement~~ acknowledging and ~~efficient servicing of an~~
3 interrupt issued to a processor of an intermediate node, the executable program instruc-
4 tions comprising program instructions for:

5 generating a pulsed interrupt signal at an external device coupled to a high latency
6 path;

7 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
8 low latency path coupling the external device to the interrupt multiplexing device;

9 asserting a status bit in response to detecting the pulsed interrupt signal at the in-
10 terrupt multiplexing device;

11 issuing the interrupt to the processor in response to each pulsed interrupt signal
12 received at the interrupt multiplexing device; and

13 invoking an interrupt handler to service the issued interrupt.

1 21. (NEW) Electromagnetic signals propagating on a computer network comprising,
2 the electromagnetic signals carrying instructions for execution on a processor for:

3 generating a pulsed interrupt signal at an external device coupled to a high latency
4 path;
5 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
6 low latency path coupling the external device to the interrupt multiplexing device;
7 asserting a status bit in response to detecting the pulsed interrupt signal at the in-
8 terrupt multiplexing device;
9 issuing the interrupt to the processor in response to each pulsed interrupt signal
10 received at the interrupt multiplexing device; and
11 invoking an interrupt handler to service the issued interrupt.

1 22. (NEW) A method for acknowledging and servicing an interrupt issued to a proces-
2 sor, the method comprising:

3 generating a pulsed interrupt signal at an external device;
4 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
5 first low latency path that couples the external device to the interrupt multiplexing de-
6 vice;
7 asserting a status bit in the interrupt multiplexing device corresponding to the in-
8 terrupt in response to detecting the pulsed interrupt signal;
9 issuing the interrupt to the processor over a second low latency path;
10 reading the status bit over the second low latency path by an interrupt handler in-
11 ternal to the processor; and
12 clearing the status bit in response to the reading of the status bit to effectively ac-
13 knowledge the interrupt.

1 23. (NEW) The method of claim 22 further comprising:

2 checking, by the interrupt handler, ownership of a control block and in response
3 to the processor owning the control block, processing the control block.

1 24. (NEW) The method of claim 23 further comprising:
2 assigning ownership of the control block over a high latency path.

1 25. (NEW) The method of claim 23 further comprising:
2 incrementing a current counter in response to each pulsed interrupt signal re-
3 ceived at the interrupt multiplexing device;
4 incrementing a last counter in response each control block processed by the inter-
5 rupt handler;
6 comparing the value of the current counter and the value of the last counter; and
7 if the value of the current counter is greater than the value of the last counter,
8 which thereby indicates the control block corresponding to the interrupt has not yet been
9 processed, continuing to attempt to access and process the control block.

1 26. (NEW) The method of Claim 25 further comprising:
2 determining whether a preset limit for processing control blocks has been
3 reached; and
4 if the preset limit is reached, dismissing the interrupt handler.

1 27. (NEW) An apparatus for acknowledging and servicing an interrupt issued to a proc-
2 essor, the apparatus comprising:
3 an external device generating a pulsed interrupt signal;

4 a first low latency path that couples the external device to and interrupt multi-
5 plexing device for transporting the pulsed interrupt signal to the interrupt multiplexing
6 device;

7 a status bit in the interrupt multiplexing device corresponding to the asserted in-
8 terrupt and set in response to detecting the pulsed interrupt signal;

9 a second low latency path for issuing the interrupt to the processor;

10 an interrupt handler internal to the processor for reading the status bit over the
11 second low latency path, where the status bit is cleared in response the reading to effec-
12 tively acknowledge the interrupt.

1 28. (NEW) The apparatus of claim 27 further comprising:

2 the interrupt handler checks ownership of a control block and, in response to the
3 processor owning the control block, processes the control block.

1 29. (NEW) The apparatus of claim 28 further comprising:

2 a high latency path through which ownership of the control block is assigned.

1 30. (NEW) The apparatus of claim 28 further comprising:

2 a current counter incremented in response to each pulsed interrupt signal received
3 at the interrupt multiplexing device;

4 a last counter incremented in response to each control block processed by the in-
5 terrupt handler; and

6 a comparator for comparing the value of the current counter and the value of the
7 last counter and if the value of the current counter is greater than the value of the
8 counter, which thereby indicates the control block corresponding to the interrupt has not
9 yet been processed.

1 31. (NEW) The apparatus of Claim 30 further comprising:
2 circuitry for determining whether a preset limit for processing control blocks has
3 been reached a for dismissing the interrupt handler if the preset limit is reached.

1 32. (NEW) An apparatus for acknowledging and servicing an interrupt issued to a proc-
2 essor, the apparatus comprising:
3 means for generating a pulsed interrupt signal at an external device;
4 means for transporting the pulsed interrupt signal to an interrupt multiplexing de-
5 vice over a first low latency path that couples the external device to the interrupt multi-
6 plexing device;
7 means for asserting a status bit in the interrupt multiplexing device corresponding
8 to the interrupt in response to detecting the pulsed interrupt signal;
9 means for issuing the interrupt to the processor over a second low latency path;
10 means for reading the status bit over the second low latency path by an interrupt
11 handler internal to the processor; and
12 means for clearing the status bit in response to the reading of the status bit to ef-
13 fectively acknowledge the interrupt.

1 33. (NEW) A computer readable media comprising, the computer readable media having
2 instructions written thereon for execution on a processor for:
3 generating a pulsed interrupt signal at an external device;
4 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
5 first low latency path that couples the external device to the interrupt multiplexing de-
6 vice;

7 asserting a status bit in the interrupt multiplexing device corresponding to the in-
8 errupt in response to detecting the pulsed interrupt signal;
9 issuing the interrupt to the processor over a second low latency path;
10 reading the status bit over the second low latency path by an interrupt handler in-
11 ternal to the processor; and

12 clearing the status bit in response to the reading of the status bit to effectively ac-
13 knowledge the interrupt.

14 34. (NEW) Electromagnetic signals propagating on a computer network comprising,
15 the electromagnetic signals carrying instructions for execution on a processor for:

16 generating a pulsed interrupt signal at an external device;
17 transporting the pulsed interrupt signal to an interrupt multiplexing device over a
18 first low latency path that couples the external device to the interrupt multiplexing de-
19 vice;

20 asserting a status bit in the interrupt multiplexing device corresponding to the in-
21 errupt in response to detecting the pulsed interrupt signal;
22 issuing the interrupt to the processor over a second low latency path;
23 reading the status bit over the second low latency path by an interrupt handler in-
24 ternal to the processor; and

25 clearing the status bit in response to the reading of the status bit to effectively ac-
26 knowledge the interrupt.